

FIGURE 1





FIGURE 2 (a)



FM0

FM1

FIGURE 2 (b)




FIGURE 3 (a)




FIGURE 3 (b)




FIGURE 3 (c)





FIGURE 5 (a)

GENERAL PURPOSE REGISTERS 5



≡ ≡ ≡




FIGURE 5 (b)

CONTROL REGISTERS 150




FIGURE 5 (c)

ACCUMULATORS 18




FIGURE 6




FIGURE 7




FIGURE 8

INSTRUCTION ADDRESS	OPERATION_0	OPERATION_1
H' 1000	I01 (BRA FOF #H'20 loop)	I02:
H' 1008	loop:I11	I12:
H' 1010	I21 (ADD R2,R2,R3)	I22:
H' 1018	I31 (CMPEO R2,R4,FO)	I32:
H' 1020	end:I41	I42:
H' 1028	I51	I52:
H' 1030	I61	I62:

FIGURE 9

CLOCK CYCLE	t1	t2	t3	t4	t5	t6	t7	t8	t9	t10	t11	t12	t13
VALUE OF PC	H'0FF0	H'0FFB	H'1000	H'1008	H'1010	H'1018	H'1020	H'1008	H'1008	H'1008	H'1010	H'1018	H'1020
I01(BRA)	IF	D/A					E/M						E/M
I02	IF	D/A	E/M	W			(JD)						(JD)
I11		IF	D/A	E/M	W								
I12		IF	D/A	E/M	W								
I21(ADD)													
I22			IF	D/A	E/M	W							
			IF	D/A	E/M	W							
I31(CMPEQ)													
I32				IF	D/A	E/M							
				IF	D/A	E/M	W						
I41													
I42				IF	D/A	E/M	W						
				IF	D/A	E/M	W						
I51													
I52													
I61													
I62													
I11													
I12													

JD: JUDGING
CONDITION

FIGURE 10

INSTRUCTION ADDRESS	OPERATION_0	OPERATION_1
H' 1000	I01 (DJMP FOT #H'18#H'28R5)	I02:
H' 1008	I11 (ADD R1,R1,R2)	I12:
H' 1010	I21 (CMPEQ R1,R3,F0)	I22:
H' 1018	I31 (ADD R5,R5,R6)	I32:
H' 1020	I41	I42:
H' 1028	I51	I52:
H' 1030	I61	I62:
H' 1038	I71	I72:

FIGURE 12

